Agent Skills

Static Timing Analysis (STA)

digital-chip-design-agents

Automates multi-corner constraint validation, setup/hold analysis, and ECO guidance for digital chip design timing closure.

RTL Architecture Review

RTL Agent Team

Conducts read-only architecture reviews of RTL against microarchitecture specs to ensure timing, area, and power feasibility.