MCP App StoreMCP App Store
from ltspice-mcp17
Comprehensive guide for writing, editing, and simulating circuits using ngspice, covering netlists, control scripting, and Monte Carlo analysis.
This skill equips an agent with deep technical knowledge of ngspice syntax and simulation workflows. It covers everything from basic netlist structure and critical value notation (e.g., 'M' vs 'MEG') to advanced .control block scripting and behavioral B sources.
Activate this skill whenever the user mentions ngspice, needs to write SPICE netlists specifically for the ngspice engine, or requires help interpreting simulation results and debugging convergence issues.
.MEAS syntax, behavioral source expressions, subcircuit parameters, and the .save directive for signal extraction..step command (requiring .control loops instead).Optimized for agents integrated with MCP servers providing SPICE simulation capabilities, such as those using the ltspice-mcp bridge.
This skill has not been reviewed by our automated audit pipeline yet.
Extract Circuit Netlist Edge Features
Extract structured edge features from a bipartite circuit netlist (NetworkX MultiGraph), normalizing device/net ordering, mapping terminal colors, and detecting
Scientific Exploratory Data Analysis
Human-guided, defensive exploratory data analysis for scientific datasets: capture context first, propose one step, run disposable scripts, and keep an append-o
FIRE Planner
A structured knowledge base for FIRE (Financial Independence, Retire Early) planning: calculations, scenario testing, and international/multi-currency guidance.
Design for Test (DFT)
Guides Design-for-Test workflows: scan architecture planning, scan insertion, ATPG pattern generation, MBIST/LBIST insertion, JTAG setup, and DFT sign-off for m
Monte Carlo Monitoring Advisor
Analyze data coverage and create monitoring checks for warehouse tables and AI agents; identify coverage gaps and generate monitors-as-code.
CSV Data Summarizer
Automatically inspects CSV files and returns comprehensive statistical summaries and relevant visualizations using pandas and matplotlib/seaborn.
Logic Synthesis — RTL to Gate-level Netlist
Guidance and orchestration rules for logic synthesis: SDC constraint setup, compile strategies, netlist QC and LEC verification for ASIC/FPGA flows.
Static Timing Analysis (STA)
Automates multi-corner constraint validation, setup/hold analysis, and ECO guidance for digital chip design timing closure.